Form PTC	Form PTO-1449					Docket Number 188122000400			Application Number 10/735,123		
INFORMATION DISCLOSURE CITATION IN AN APPLICATION					Applicant Igor KELLER et al.						
E 1C86	(Use several sheets if necessary)					Filing Date December 12, 2003 Group Art Unit 2016 2128					
Alon o						Mailing Date July 15, 2004					
Mr 1 3 12	STATARK O		U.S. PAT	ENT	DOCUMENTS	<u> </u>					
Examiner Initials	Ref. No.	Date	Document No.		Name	Class	Subclass	Filing Date If Appropriate			
				•							
			FOREIGN P.	ATE	NT DOCUMEN	VTS					
Examiner Initials	Ref. No.	Date	Document No.		Country	Class	Subclass	Translation YES NO			
			L								
OTHER DOCUMENTS (including author, title, Date, Pertinent Pages,									Pages, Etc.)		
Examiner Initials	Ref. No.	Title									
RF	1.	R. Arunachalam et al., "TACO: Timing Analysis With COupling", ACM 2000, 4 pgs.									
	2.	P. Chen et al., "Miller Factor for Gate-Level Coupling Delay Calculation", IEEE, International Conference on Computer Aided Design, 2000, 7 pgs.									
	3.	J. F. Croix et al., "Blade and Razor: Cell and Interconnect Delay Analysis Using Current-Based Models", DAC June 2-6, 2003, Anaheim CA, pp. 386-389.									
	4.	F. Dartu et al., "Calculating Worst-Case Gate Delay Due to Dominant Capacitance Coupling", DAC 97, Anaheim CA, 6 pgs.									
	5.	P. D. Gross et al., "Determination of Worst-Case Aggressor Alignment for Delay Calculation", ACM 1998, pgs. 212-219.									
	6.	I. Keller et al., "A robust cell-level crosstalk delay change analysis", 8 pgs.									
	7. I. Keller et al., "On a robust noise-on-delay cell-level analysis", 7 pgs.										
	8.	<ol> <li>A. Odabasioglu et al., "PRIMA: Passive Reduced-Order Interconnect Macromodeling Algorithm", IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems, vol. 17, no.8, Aug. 1998, pgs. 645-654.</li> <li>V. Raghavan et al., "AWESpice: A General Tool for the Accurate and Efficient Simulation of Interconnect Problems", 29th ACM/IEEE Design Automation Conference, paper 6.3, 1992, pgs. 87-92.</li> <li>K. Shepard, "Design Methodologies for Noise in Digital Integrated Circuits", 35th Design Automation Conference, ACM 1998, 6 pgs.</li> </ol>									
	9.										
	10.										
V	11.		S. Sirichotiyakul et al., "Driver Modeling and Alignment for Worst-Case Delay Noise", IEEE Trans. on Very Large Scale Integration v. 11, no. 2, April 2003, 6 pgs.								
RF 12.		V. Zolotov et al., "Noise Propagation and Failure Criteria for VLSI Designs", IEEE 2002, 8 pgs.									
EXAMI	VER:	/Russell Frejd/			DATE CONSIDERED: 07/17/2006						
			dered, whether or not the c				line through the	citation if no	ot in		